圖片僅供參考
LTC6957IMS-2#TRPBF
+物料清單IC CLK BUFFER DVR 1:2 12MSOP
-
製造商ADI公司
-
製造商部分 #LTC6957IMS-2#TRPBF
-
有存貨9653
365 天品質保證
7*24 小時服務保證
90-日售後保障
正品保證
規格
| 屬性 | 價值 |
| Supplier | Analog Devices Inc. |
| Package | Tape & Reel (TR) |
| ProductStatus | Active |
| Type | Fanout Buffer (Distribution) |
| NumberofCircuits | 1 |
| Ratio-Input:Output | 1:2 |
| Differential-Input:Output | Yes/Yes |
| Input | CML, CMOS, LVDS, LVPECL |
| Output | LVDS |
| Frequency-Max | 300 MHz |
| Voltage-Supply | 3.15V ~ 3.45V |
| OperatingTemperature | -40°C ~ 85°C |
| MountingType | Surface Mount |
| Package/Case | 12-TSSOP (0.118, 3.00mm Width) |
概述
Description
Pinout
- Function: Dual-output, jitter-cleaning clock distribution/driver. It takes a reference clock and provides two buffered outputs (configurable for LVDS/CMOS/PECL-style signaling, with enable controls). Used to distribute a clean clock in timing-critical systems.
Manufacturer
- What kind of company: A global American semiconductor company that designs, manufactures, and sells analog, mixed-signal, and digital signal processing (DSP) integrated circuits for various industries (industrial, communications, automotive, instrumentation, etc.).
Application
- High-speed clock generation and distribution for SERDES, JESD204B/C, PCIe, USB3, and memory interfaces
- RF/microwave transceiver systems needing low-jitter reference clocks
- ADC/DAC clocking and jitter cleaning to reduce sampling jitter
- FPGA/SoC clock networks and clock multiplexing in data centers, telecom, and test equipment
- Measurement and test gear requiring stable, low-phase-noise clocks
- Aerospace, defense, and industrial instrumentation with stringent timing requirements