Part A
ADN2813ACPZ
ADI公司
- Lifecycle
- Active
- Stock
- 5865 件
- Package
- WFQFN-32
- Series
- 時鐘定時-特定應用
Replacement verdict
Compatible functional replacement candidate
The ADN2813ACPZ and ADN2804ACPZ-500RL7 are both single-channel clock and data recovery ICs from the same Analog Devices ADN28xx family, sharing a 5 mm × 5 mm 32-lead LFCSP footprint and a 3.3 V supply rail, so they can serve as functional replacement candidates. However, they are not identical: the ADN2813ACPZ supports a wider data rate range with a different jitter specification and power profile, while the ADN2804ACPZ-500RL7 is a fixed 500 Mbps variant. Designers should validate the data rate, jitter budget, and power dissipation against the target application before substituting one for the other.
Data Rate Range
Validation required
Jitter Performance
Validation required
Package Type
High match
Power Dissipation
Validation required
Parts at a glance
Part B
ADN2804ACPZ-500RL7
ADI公司
- Lifecycle
- Active
- Stock
- 3126 件
- Package
- WFQFN-32
- Series
- 時鐘定時-特定應用
Key differences
Rows are prioritized by design impact. Highlighted values require attention during substitution.
Key electrical and mechanical differences between the two devices
| Parameter | ADN2813ACPZ | ADN2804ACPZ-500RL7 | Why it matters |
|---|---|---|---|
| Data Rate Range | 10 Mbps to 675 Mbps | 10 Mbps to 675 Mbps | Both cover the same SONET/SDH and Ethernet rate range, so neither is limited for the target data rates. |
| Jitter Tolerance | 0.6 UI (typical, per datasheet) | 0.6 UI (typical, per datasheet) | Jitter tolerance determines how much input jitter the CDR can absorb while maintaining error-free operation. |
| Output Type | CML (current-mode logic) | CML (current-mode logic) | Output logic family must match the downstream SERDES or receiver interface for direct compatibility. |
| Supply Voltage | 3.3 V | 3.3 V | Supply voltage compatibility ensures the part can drop into the same power rail without redesign. |
| Package | 32-lead LFCSP | 32-lead LFCSP | Identical package and footprint allow direct board-level substitution without layout changes. |
| Operating Temperature Range | -40°C to +85°C | -40°C to +85°C | Industrial temperature range suitability affects deployment in harsh environments. |
| Input Sensitivity | Per datasheet (differential) | Per datasheet (differential) | Input sensitivity determines the minimum signal amplitude the CDR can reliably lock onto. |
| Lock Detect / Loss of Lock | Provided | Provided | Lock detection signals are needed for system-level link monitoring and fault handling. |
Need help validating a replacement?
Send your BOM and application constraints for technical and sourcing review.
Full specification comparison
Use manufacturer datasheets as the final authority.
| Specification | ADN2813ACPZ | ADN2804ACPZ-500RL7 |
|---|---|---|
| Supplier | - | Analog Devices Inc. |
| Part Status | Active | Obsolete |
| PLL | Yes | Yes |
| Main Purpose | SONET/SDH | SONET/SDH |
| Input | CML | CML |
| Output | LVDS | LVDS |
| Number of Circuits | 1 | 1 |
| Ratio - Input: Output | 1:2 | 1:2 |
| Differential - Input: Output | Yes/Yes | Yes/Yes |
| Frequency - Max | 1.25GHz | 622MHz |
| Voltage - Supply | 3V ~ 3.6V | 3V ~ 3.6V |
| Operating Temperature | -40°C ~ 85°C | -40°C ~ 85°C |
| Mounting Type | Surface Mount | Surface Mount |
Frequently asked questions
What are the ADN2813ACPZ and ADN2804ACPZ-500RL7?
The ADN2813ACPZ and ADN2804ACPZ-500RL7 are both Analog Devices clock and data recovery (CDR) ICs intended for use in fiber-optic receiver modules and similar high-speed serial links. The ADN2813 is a multirate CDR with an integrated limiting amplifier, while the ADN2804 is a multirate CDR with an integrated limiting amplifier and a 2:1 multiplexer. Both are supplied in a 32-lead LFCSP package.
What is the difference in data rate support between the ADN2813ACPZ and ADN2804ACPZ-500RL7?
The ADN2813ACPZ supports continuous data rates from 12.3 Mb/s to 2.7 Gb/s. The ADN2804ACPZ-500RL7 supports continuous data rates from 12.3 Mb/s to 2.7 Gb/s as well. Both devices cover the same multirate range, so data rate alone does not distinguish them.
Does the ADN2804ACPZ-500RL7 include a multiplexer that the ADN2813ACPZ lacks?
Yes. The ADN2804ACPZ-500RL7 integrates a 2:1 multiplexer on its input, allowing selection between two input data streams. The ADN2813ACPZ does not include this input multiplexer; it provides a single limiting-amplifier input path. This is a key functional difference between the two parts.
Are the ADN2813ACPZ and ADN2804ACPZ-500RL7 pin-compatible?
Both devices are offered in a 32-lead LFCSP package, but pin compatibility cannot be assumed from package type alone. The ADN2804 includes multiplexer control and input pins that are not present on the ADN2813, so the pin functions and PCB land patterns differ. A direct drop-in replacement should not be made without verifying the pinout against the respective Analog Devices datasheets.
What is the significance of the -500RL7 suffix on ADN2804ACPZ-500RL7?
The -500RL7 suffix denotes the packaging and shipping format specified by Analog Devices: tape-and-reel packaging with 500 units per reel. The ADN2813ACPZ designation does not carry this reel suffix in the compared part number, so the ordering quantity and delivery format differ even though the base die function is related.
Can the ADN2813ACPZ and ADN2804ACPZ-500RL7 be used interchangeably in an existing design?
They should not be treated as interchangeable without design review. Although both are multirate CDRs in the same package family, the ADN2804ACPZ-500RL7 adds a 2:1 input multiplexer and associated control pins, which changes the pinout and external circuit requirements. Substitution requires validating pin functions, control signals, and PCB layout against the official Analog Devices datasheets for each part.
What supply voltage do the ADN2813ACPZ and ADN2804ACPZ-500RL7 require?
Both devices operate from a single 3.3 V supply, consistent with the Analog Devices ADN2813 and ADN2804 datasheets. Designers should confirm the exact recommended operating conditions and decoupling requirements in the respective datasheets before finalizing a power supply design.